



**Rockwell  
International**

## instructions

Collins Telecommunications Products Division

Printed in USA

523-0767950-002211  
2nd Edition, 1 June 1978

### 1. DESCRIPTION

Parallel Output 635-0752-001, -002, shown in figure 1, is a 2-layer planar card with a 130-pin (2 layers, 65 pins each) edge-on connector. All test points are mounted at the top edge of the card for easy access with the card installed in the unit.

### 2. PRINCIPLES OF OPERATION


#### 2.1 General

The parallel output card consists of 6 primary circuits: 16 shift registers used as multiplexers, 4 power-on-clear flip-flops, a strobe generator, an rf gain control, a fault indicator flasher, and an update/busy indicator/address gate (ADRG) generator. The multiplexers receive serial data and convert it to parallel outputs for application to front panel indicators. The

rf gain control circuits are used only in the remote mode of the receiver circuits. A series of gates and flip-flops generates update, address gate, and busy indicator signals for use by control unit circuits. Outputs from the power-on-clear flip-flops momentarily set all the multiplexers to a no-output condition when power is initially applied to the circuits. A timing circuit develops a flashing signal for the R/E FAULT indicator under certain conditions.

#### 2.2 Power-On-Clear

When power is applied to the parallel output card, capacitor C15 begins charging, through R28, to +5 volts. (Refer to the schematic diagram, figure 7.) Initial current through R28 develops a logic 1 voltage for approximately 1 second. When capacitor C15 is charged, no current flows through R28 and the voltage across R28 is logic 0. This momentary logic 1



TP5-2313-017

*Parallel Output  
Figure 1*

**NOTICE:** This section replaces first edition dated 1 June 1977.

is applied to the set terminals of flip-flops U5A and B, and U17A and B. The flip-flop  $\bar{Q}$  outputs at logic 0 with set state are applied to the enable lines of the 16 shift register multiplexers. This clears all the multiplexer outputs to an initial open-circuit condition.

### **2.3 Serial-to-Parallel Register**

The 16 shift registers are electronically arranged in 4 groups of 4. Each group of shift registers represents one word, each shift register represents one character of the word, and each register output represents one of the eight data bits of the word. (This information is shown in detail in the columns to the right of the shift registers in the schematic diagram, figure 7.)

When the local enable (LOCAL EN) signal at P1-16 is logic 1, the enable (EN) input to all the shift registers is logic 0 which inhibits their operation. (Figure 2 shows a truth table and block diagram of the type 4094 shift register.) A logic 0, or open circuit pulled down to logic 0 by R30, at P1-16 permits the shift registers to be enabled. In this condition, the data input (P1-89) is applied to the character-5 register of each word group. The clock input (P1-88) clocks the data serially through each of the registers in a word group. When all 8 bits of characters 2 through 4 are loaded, a strobe signal at the register strobe inputs will cause the data to be stored in the registers. (Refer to the shift register block diagram in figure 2.) With the enable inputs at logic 1, the stored data is applied through buffers to the eight outputs of the shift registers. This is the parallel output signal from the circuit card.

Strobe signals to each of the word groups of registers are generated by U7. Outputs from this 8-channel multiplexer (refer to the block diagram and truth table in figure 3) are determined by the inputs to the A and B control inputs (P1-83 and -81), the strobe addresses (STA 1 and STA 2) from the serial interface card. The output signals from U7 strobe one word group of registers at a time to output the word data bits from the registers.

### **2.4 Fault Indicator Flasher**

A type 4047 multivibrator (refer to figure 4) is connected as a retriggerable astable multivibrator to develop an on-off signal to the unit front panel R/E FAULT indicator.

During normal operation, the strobe signal to the U8 retrigger input occurs at a rate that keeps the astable multivibrator continuously triggered ( $\bar{Q}$  at logic 0).

This permits bit 1 of character 4, word 4 to control the output of exclusive OR gate U12B. If this character bit is logic 0, the r/t fault ind signal at P1-12 is logic 1 and the unit front panel R/E FAULT indicator is turned on. Otherwise, the output is logic 0 and the indicator is off.

In the event a malfunction interrupts monitor data transmission between the control and remote units (interconnection interruption or serial interface card malfunction, for example) the strobe signal to the U8 retrigger input goes to logic 0. This allows the multivibrator to free run at a 0.25-Hz rate (logic 1, 2s, logic 0, 2s). Regardless of the logic level at U12B-5, the r/t fault ind output will be pulsed between logic 1 and 0 to cause the R/E FAULT indicator to flash.


### **2.5 RF Gain Control**

The rf gain control circuit develops a dc voltage output proportional to the binary input signals to multiplexers U2 and U10. Input signals to the multiplexers are obtained from serial-to-parallel shift register U10. The various dc output levels are developed by changing the input resistors to U1A. This is done by enabling different outputs from U10 or U2. The enabled output channel of the multiplexer is determined by the binary signals at the control inputs (pins A, B, and C). (Refer to figure 3 for a truth table and block diagram of the type 4051 multiplexer.)

When the inhibit (INH) input to the multiplexer is logic 1, the outputs are all open circuit. In local mode of operation of the remote units, the local enable input to NOR gates U9A (pin 1) and U9B (pin 5) is strapped to logic 1. This inhibits the operation of both U2 and U10 and applies approximately 0 volt to P1-86 (remote rf gain control). Otherwise, in the remote mode of operation, these inputs to U9A and B are at logic 0. The rf gain (16) signal is logic 0; this causes multiplexer U10 to be enabled and U2 to be inhibited. When the rf gain level is adjusted to the point where rf gain (16) signal goes to logic 1, U10 is inhibited and U2 is enabled (through inverter U2). Thus the various input resistor values are selected to control the dc output level from amplifiers U1A and U1B.

### **2.6 Update/Busy Indicator/Address Gate Generator**

This circuit consists of gates U4; U12A, C, and D; U28; inverters U11A, B, and F; flip-flops U20 (truth table and diagram in figure 5); and multivibrators U3 (diagram and waveforms in figure 6). The circuit

**NOTES:**

- ① AT THE POSITIVE CLOCK EDGE, INFORMATION IN THE 7TH SHIFT REGISTER IS TRANSFERRED TO THE 8TH REGISTER STAGE AND THE Q<sub>s</sub> OUTPUT.

TP5-2028-013



8-Stage Shift-and-Store Bus Register CD4094BE  
Figure 2

develops address gate and update pulses, and a driving voltage for the unit front panel BUSY indicator. (These signals are used in the control unit only.)


With the unit front panel CONT switch in NORM and no busy signal input from the unit being controlled, the input to U4D-13 is logic 0. The input from P1-71 through U11B to U4D-12 is logic 1. This develops a logic 0 from exclusive OR gate U12D and AND gate U28B. The logic 0 U28B output prevents the BUSY indicator on the unit front panel from lighting. This same signal is clocked through U20A to inhibit U28D from gating out WD4R pulses which are used as update requests.

When a busy signal input is received in the monitor data, the input to U4D-13 goes to logic 1. In NORM, U4D-11 is logic 0, U12D-11 is logic 1, and both inputs to U28B are logic 1. This develops a logic 1 to U28A-2 and to busy indicator output (to cause the BUSY indicator to light). The input to U28A from U4D-11 enables U28A and causes it to output continuous WD4R pulses as an address gate signal. The input to U28C-8 is logic 0, causing gate U28D to keep the update output inhibited.

When the front panel CONT switch is changed from NORM to TEST in a not-busy condition, U4D-13 is logic 0 keeping the busy indicator output at logic 0 as



8-Channel Multiplexer/Demultiplexer MC14051B  
Figure 3



## FUNCTIONAL TERMINAL CONNECTIONS

NOTE: IN ALL CASES EXTERNAL RESISTOR BETWEEN TERMINALS 2 AND 3,  
EXTERNAL CAPACITOR BETWEEN TERMINALS 1 AND 3.

FUNCTION	TERMINAL CONNECTIONS			OUTPUT PULSE FROM	OUTPUT PERIOD OR PULSE WIDTH
	TO $V_{DD}$	TO $V_{SS}$	INPUT PULSE TO		
ASTABLE MULTIVIBRATOR:					
FREE RUNNING	4, 5, 6, 14	7, 8, 9, 12	—	10, 11, 13	$t_A$ (10, 11)=4.40 RC
TRUE GATING	4, 6, 14	7, 8, 9, 12	5	10, 11, 13	$t_A$ (13)=2.20 RC
COMPLEMENT GATING	6, 14	5, 7, 8, 9, 12	4	10, 11, 13	
MONOSTABLE MULTIVIBRATOR:					
POSITIVE-EDGE TRIGGER	4, 14	5, 6, 7, 9, 12	8	10, 11	
NEGATIVE-EDGE TRIGGER	4, 8, 14	5, 7, 9, 12	6	10, 11	
RETRIGGERABLE	4, 14	5, 6, 7, 9	8, 12	10, 11	$t_M$ (10, 11)=2.48 RC


TP5-2029-012

Low-Power Monostable/Astable Multivibrator CD4047AE  
Figure 4

before. (The logic 0 input to U28A also keeps the ADRG output inhibited.) Switching from NORM to TEST causes U12C to develop a momentary output pulse that is used to trigger U3A. The resulting output from U3B is a logic 1 pulse that causes a logic 0 output from U4A-3. This input to U12A allows the exclusive OR gate to momentarily go to logic 1 and set U20A-1 to logic 1. (The not-busy, logic 0 input from U28B-4 to U20A-5 and clock input to U20A-3 from the WD4R clock the Q output from U20A-1 back to logic 0.) The momentary logic 1 at U28D-13 permits one WD4R pulse to be gated out (U28D-11) as an update pulse.

With a busy signal present (U4D-13 at logic 1) when the CONT switch is placed in the TEST position, the set pulse to U20A-6 is developed as described above; however, the resulting logic 1 from U4D-11 causes U12D-11 to be logic 0. This switches the logic 1 busy indicator output to logic 0, turning off the front panel busy indicator, and causes the Q output from U20A to go to logic 0 after the set input pulse from U12A goes to logic 0. The resulting update output is one logic 1 pulse and the ADRG output is a constant logic 0.

When the front panel CONT switch is changed from TEST to NORM, the logic 1 output pulse from U3B-10



TRUTH TABLE

CLOCK*	DATA	INPUTS		OUTPUTS	
		RESET	SET	Q	$\bar{Q}$
/	0	0	0	0	1
/	1	0	0	1	0
/	X	0	0	Q	$\bar{Q}$
X	X	1	0	0	1
X	X	0	1	1	0
X	X	1	1	1	1



X = DON'T CARE  
\* = LEVEL CHANGE

NO CHANGE


TP5-2027-012

Dual D-Type Flip-Flop CD4013AE  
Figure 5

BLOCK DIAGRAM



$R_X$  AND  $C_X$  ARE EXTERNAL COMPONENTS.



TP5-2299-011

Dual Monostable Multivibrator CD4098BE  
Figure 6

is developed as described above. (Exclusive OR gate U12C develops an output trigger pulse to U3A-4 when the input to pin 8 changes from one logic level to the other.) With a not-busy signal present, U4D-11 is logic 1. This enables U28C to gate the WD4R pulses to U28D. The logic 1 at U12D-13 develops a logic 0 at U12D-11 and inhibits gate U28B. The logic 0 output from U28B-4 is the busy indicator output, the D input to U20A, and an inhibiting input to U28A. The resulting Q output from U20A inhibits gate U28D, developing a logic 0 update output. With U28A inhibited, the ADRG output is also held at logic 0.

With a busy signal present when the CONT switch is set to NORM, U4D-11 is logic 0 which causes the update output to be logic 0. The logic 1 output from U12D-11 causes U28B-4 to be switched to logic 1. This outputs a logic 1 busy indicator signal and enables gate U28A. The WD4R input to U28A-1 is then gated out as continuous ADRG pulses.

### **3. TESTING/TROUBLESHOOTING PROCEDURES**

#### ***3.1 Test Equipment and Power Requirements***

Test equipment and power sources required to test, troubleshoot, and repair the parallel output card are listed in the maintenance section of this instruction book.

#### ***3.2 Testing***

The test procedures in table 1 check total performance of the parallel output card. These test procedures permit isolation of a fault to a specific component or circuit when the results are used with the schematic to circuit trace the fault.

Table 1. Parallel Output, Testing and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL						
1. Setup	<p style="text-align: center;"><b>Note</b></p> <p>These testing and troubleshooting procedures are based on using a control unit and an associated local unit. The most effective method of testing and troubleshooting is obtained by installing the questionable parallel output in the control unit.</p> <p>During these tests when a control unit is referred to it is a receiver-exciter control, or a receiver control. When a local unit is referred to it is a receiver-exciter, an exciter, or a receiver.</p> <ul style="list-style-type: none"> <li>a. Remove top cover of unit containing the parallel output that is to be tested.</li> <li>b. Remove parallel output. Install it on an extender card and place it in the control unit.</li> <li>c. Set control unit and local unit LINE SELECTOR switches to 115 V.</li> <li>d. Connect control unit and local unit to 115-V ac power source and set power on.</li> <li>e. Measure dc voltages, on the card under test, between the following pins and ground (TP1, brown):           <table> <tr><td>P1-45</td><td>+15 ±1.0 V dc.</td></tr> <tr><td>P1-65</td><td>+5 ±0.5 V dc.</td></tr> <tr><td>P1-114</td><td>-15 ±1.0 V dc.</td></tr> </table> </li> <li>f. Strap local unit for address 0.</li> <li>g. Connect local unit to control unit.</li> </ul>	P1-45	+15 ±1.0 V dc.	P1-65	+5 ±0.5 V dc.	P1-114	-15 ±1.0 V dc.	+15 ±1.0 V dc. +5 ±0.5 V dc. -15 ±1.0 V dc.	Check associated power supply.
P1-45	+15 ±1.0 V dc.								
P1-65	+5 ±0.5 V dc.								
P1-114	-15 ±1.0 V dc.								
2. Data inputs, word 1	<ul style="list-style-type: none"> <li>a. Set control unit CONT switch to TEST.</li> </ul> <p style="text-align: center;"><b>Note</b></p> <p>Word 1 tests can also be accomplished with the control unit CONT switch in NORM and local unit CONT switch in LCL. Then set local unit controls to positions indicated.</p> <ul style="list-style-type: none"> <li>b. Set control unit FREQUENCY KHZ controls for 29 999.9(9).</li> </ul>	Frequency display reads 29 999.9(9). Refer to chart for logic levels and associated parallel output pin numbers.	Measure logic levels as indicated in chart.						
(Cont)									

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION		IF INDICATION IS ABNORMAL																																																																																	
2. Data inputs, word 1 (Cont)	c. Set control unit FREQUENCY KHZ controls for 16 666.6(6).  d. Set control unit FREQUENCY KHZ controls for 02 000.0(0).	Frequency display reads 16 666.6(6). Refer to chart for logic levels and associated parallel output pin numbers.		Measure logic levels as indicated in chart.																																																																																	
		Frequency display reads 02 000.0(0). Refer to chart for logic levels and associated parallel output pin numbers.		Measure logic levels as indicated in chart.																																																																																	
	<b>Note</b>																																																																																				
	Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.																																																																																				
(Cont)	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="2">BCD OUTPUT SIGNAL</th> <th rowspan="2">PARALLEL OUTPUT PIN NO</th> <th colspan="3">LOGIC LEVELS</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>29 999.9(9)</th> <th>16 666.6(6)</th> <th>02 000.0(0)</th> </tr> </thead> <tbody> <tr> <td>10 MHz { (2)</td> <td>129</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="4">U6, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(1)</td> <td>64</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1 MHz { (8)</td> <td>128</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>(4)</td> <td>63</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>{ (2)</td> <td>127</td> <td>0</td> <td>1</td> <td>1</td> <td rowspan="6">U14, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(1)</td> <td>62</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>100 kHz { (8)</td> <td>126</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>(4)</td> <td>61</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>{ (2)</td> <td>125</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1)</td> <td>60</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>10 kHz { (8)</td> <td>124</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="4"></td> </tr> <tr> <td>(4)</td> <td>59</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>{ (2)</td> <td>123</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1)</td> <td>58</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO	LOGIC LEVELS			IF ABNORMAL CHECK	29 999.9(9)	16 666.6(6)	02 000.0(0)	10 MHz { (2)	129	1	0	0	U6, U5, U7, U11, and associated circuits.	(1)	64	0	1	0	1 MHz { (8)	128	1	0	0	(4)	63	0	1	0	{ (2)	127	0	1	1	U14, U5, U7, U11, and associated circuits.	(1)	62	1	0	0	100 kHz { (8)	126	1	0	0	(4)	61	0	1	0	{ (2)	125	0	1	0	(1)	60	1	0	0	10 kHz { (8)	124	1	0	0		(4)	59	0	1	0	{ (2)	123	0	1	0	(1)	58	1	0	0		
BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO			LOGIC LEVELS				IF ABNORMAL CHECK																																																																													
		29 999.9(9)	16 666.6(6)	02 000.0(0)																																																																																	
10 MHz { (2)	129	1	0	0	U6, U5, U7, U11, and associated circuits.																																																																																
(1)	64	0	1	0																																																																																	
1 MHz { (8)	128	1	0	0																																																																																	
(4)	63	0	1	0																																																																																	
{ (2)	127	0	1	1	U14, U5, U7, U11, and associated circuits.																																																																																
(1)	62	1	0	0																																																																																	
100 kHz { (8)	126	1	0	0																																																																																	
(4)	61	0	1	0																																																																																	
{ (2)	125	0	1	0																																																																																	
(1)	60	1	0	0																																																																																	
10 kHz { (8)	124	1	0	0																																																																																	
(4)	59	0	1	0																																																																																	
{ (2)	123	0	1	0																																																																																	
(1)	58	1	0	0																																																																																	

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE		NORMAL INDICATION		IF INDICATION IS ABNORMAL	
2. Data inputs, word 1 (Cont)						
	BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO	LOGIC LEVELS		IF ABNORMAL CHECK	
		P1-( )	29 999.9(9)	16 666.6(6)	02 000.0(0)	
	1 kHz { (8) 122 (4) 57 (2) 121 (1) 56	1	0	0		
	100 Hz { (8) 120 (4) 55 (2) 119 (1) 54	1	0	0		
	10 Hz (with no 10-Hz tuning) { (8) 118 (4) 53 (2) 117 (1) 52	0	0	0		
	10 Hz (with 10-Hz tuning) { (8) 118 (4) 53 (2) 117 (1) 52	1	0	0		
	1 Hz (with no 1-Hz tuning) { (8) 116 (4) 51 (2) 115 (1) 50	0	0	0		
	1 Hz (with 1-Hz tuning) { (8) 116 (4) 51 (2) 115 (1) 50	1	0	0		
	<b>Note</b>					
	If a processor control is used, the 1-Hz outputs can be checked in the same manner that the other frequency outputs are checked.					

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL												
3. Data inputs, word 2	<p>a. Set control unit CONT switch to TEST.</p> <p><b>Note</b></p> <p>Word 2 tests can also be accomplished with the control unit CONT switch in NORM and local unit CONT switch in REM. Then measure voltages at local unit or control unit parallel output card (the card being tested).</p> <p>Rf gain test, steps b and c, is applicable to receiver and receiver-exciters only.</p> <p>b. Set control unit RF GAIN control to MAX.</p> <p>c. Connect a dvm to TP5 (green).</p>	<p>Note dc levels as shown in chart for different RF GAIN positions.</p>	<p>Check U18, U9, U11, U1, and associated circuits. Check also circuit indicated in chart.</p>												
(Cont)	<table border="1"> <thead> <tr> <th>RF GAIN CONTROL SETTINGS</th><th>TP5 (DC VOLTS)</th><th>IF ABNORMAL CHECK</th></tr> </thead> <tbody> <tr> <td>MAX</td><td>1 * 2 * 3 * 4 * 5 * 6 * 7 * 8 *</td><td>0.000 <math>\pm 0.010</math> -0.158 <math>\pm 0.010</math> -0.316 <math>\pm 0.010</math> -0.475 <math>\pm 0.020</math> -0.634 <math>\pm 0.020</math> -0.792 <math>\pm 0.030</math> -0.950 <math>\pm 0.030</math> -1.108 <math>\pm 0.040</math> -1.266 <math>\pm 0.040</math> -1.417 <math>\pm 0.050</math> -1.568 <math>\pm 0.050</math> -1.712 <math>\pm 0.060</math> -1.855 <math>\pm 0.060</math> -2.022 <math>\pm 0.070</math> -2.188 <math>\pm 0.070</math> -2.332 <math>\pm 0.080</math></td><td> <p>None</p> <p>R20</p> <p>R19</p> <p>R19, R20</p> <p>R18</p> <p>R18, R20</p> <p>R17</p> <p>R17, R20</p> <p>R16</p> <p>R16, R20</p> <p>R15</p> <p>R15, R20</p> <p>R14</p> <p>R14, R20</p> <p>R13</p> <p>R13, R20</p> </td></tr> <tr> <td>rotated from MAX ccw toward MIN</td><td></td><td></td></tr> <tr> <td>MIN</td><td></td><td></td></tr> </tbody> </table>		RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK	MAX	1 * 2 * 3 * 4 * 5 * 6 * 7 * 8 *	0.000 $\pm 0.010$ -0.158 $\pm 0.010$ -0.316 $\pm 0.010$ -0.475 $\pm 0.020$ -0.634 $\pm 0.020$ -0.792 $\pm 0.030$ -0.950 $\pm 0.030$ -1.108 $\pm 0.040$ -1.266 $\pm 0.040$ -1.417 $\pm 0.050$ -1.568 $\pm 0.050$ -1.712 $\pm 0.060$ -1.855 $\pm 0.060$ -2.022 $\pm 0.070$ -2.188 $\pm 0.070$ -2.332 $\pm 0.080$	<p>None</p> <p>R20</p> <p>R19</p> <p>R19, R20</p> <p>R18</p> <p>R18, R20</p> <p>R17</p> <p>R17, R20</p> <p>R16</p> <p>R16, R20</p> <p>R15</p> <p>R15, R20</p> <p>R14</p> <p>R14, R20</p> <p>R13</p> <p>R13, R20</p>	rotated from MAX ccw toward MIN			MIN		
RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK													
MAX	1 * 2 * 3 * 4 * 5 * 6 * 7 * 8 *	0.000 $\pm 0.010$ -0.158 $\pm 0.010$ -0.316 $\pm 0.010$ -0.475 $\pm 0.020$ -0.634 $\pm 0.020$ -0.792 $\pm 0.030$ -0.950 $\pm 0.030$ -1.108 $\pm 0.040$ -1.266 $\pm 0.040$ -1.417 $\pm 0.050$ -1.568 $\pm 0.050$ -1.712 $\pm 0.060$ -1.855 $\pm 0.060$ -2.022 $\pm 0.070$ -2.188 $\pm 0.070$ -2.332 $\pm 0.080$	<p>None</p> <p>R20</p> <p>R19</p> <p>R19, R20</p> <p>R18</p> <p>R18, R20</p> <p>R17</p> <p>R17, R20</p> <p>R16</p> <p>R16, R20</p> <p>R15</p> <p>R15, R20</p> <p>R14</p> <p>R14, R20</p> <p>R13</p> <p>R13, R20</p>												
rotated from MAX ccw toward MIN															
MIN															

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL													
3. Data inputs, word 2 (Cont)	<table border="1"> <thead> <tr> <th>RF GAIN CONTROL SETTINGS</th><th>TP5 (DC VOLTS)</th><th>IF ABNORMAL CHECK</th></tr> </thead> <tbody> <tr> <td>MAX</td><td>9 * 10 * 11 * 12 * 13 * 14 * 15 * 16 *</td><td>-2.465 ±0.080 -2.619 ±0.090 -2.773 ±0.090 -3.002 ±0.100 -3.130 ±0.100 -3.283 ±0.110 -3.439 ±0.110 -3.570 ±0.120 -3.700 ±0.120 -3.886 ±0.130 -4.072 ±0.130 -4.218 ±0.140 -4.363 ±0.140 -4.532 ±0.150 -4.700 ±0.150 -4.858 ±0.160</td><td>R12 R12, R20 R11 R11, R20 R10 R10, R20 R9 R9, R20 R8 R8, R20 R7 R7, R20 R6 R6, R20 R5 R5, R20</td></tr> <tr> <td colspan="3"> <p>rotated from MAX ccw toward MIN</p> </td><td rowspan="4">} and U2.</td></tr> <tr> <td>MIN</td><td></td><td></td></tr> </tbody> </table> <p>*Controlled by least significant bcd input for rf gain control, available only on processor controls. Bcd for least significant bcd signal at MAX setting is bit wt 0. Bcd signal for most significant bcd signal at one step beyond MIN setting is bit wt 31.</p>	RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK	MAX	9 * 10 * 11 * 12 * 13 * 14 * 15 * 16 *	-2.465 ±0.080 -2.619 ±0.090 -2.773 ±0.090 -3.002 ±0.100 -3.130 ±0.100 -3.283 ±0.110 -3.439 ±0.110 -3.570 ±0.120 -3.700 ±0.120 -3.886 ±0.130 -4.072 ±0.130 -4.218 ±0.140 -4.363 ±0.140 -4.532 ±0.150 -4.700 ±0.150 -4.858 ±0.160	R12 R12, R20 R11 R11, R20 R10 R10, R20 R9 R9, R20 R8 R8, R20 R7 R7, R20 R6 R6, R20 R5 R5, R20	<p>rotated from MAX ccw toward MIN</p>			} and U2.	MIN			
RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK														
MAX	9 * 10 * 11 * 12 * 13 * 14 * 15 * 16 *	-2.465 ±0.080 -2.619 ±0.090 -2.773 ±0.090 -3.002 ±0.100 -3.130 ±0.100 -3.283 ±0.110 -3.439 ±0.110 -3.570 ±0.120 -3.700 ±0.120 -3.886 ±0.130 -4.072 ±0.130 -4.218 ±0.140 -4.363 ±0.140 -4.532 ±0.150 -4.700 ±0.150 -4.858 ±0.160	R12 R12, R20 R11 R11, R20 R10 R10, R20 R9 R9, R20 R8 R8, R20 R7 R7, R20 R6 R6, R20 R5 R5, R20													
<p>rotated from MAX ccw toward MIN</p>			} and U2.													
MIN																
<p><b>Note</b></p> <p>AGC tests, steps d through f, are applicable to the receiver and receiver-exciters controls only.</p> <p>d. Set control unit AGC switch to FAST.</p> <p>e. Set control unit AGC switch to OFF.</p> <p>f. Set control unit AGC switch to SLOW.</p>																
<p>Check logic levels at the associated parallel output pin numbers as shown in chart.</p> <p>Check logic levels at the associated parallel output pin numbers as shown in chart.</p> <p>Check logic levels at the associated parallel output pin numbers as shown in chart.</p>																
(Cont)																

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION			IF INDICATION IS ABNORMAL																													
3. Data inputs, word 2 (Cont)	<p style="text-align: center;"><b>Note</b></p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p>																																	
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-( )</th> <th colspan="3">AGC SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>FAST</th> <th>OFF</th> <th>SLOW</th> </tr> </thead> <tbody> <tr> <td>CH A AGC OFF</td> <td>84</td> <td>0</td> <td>1</td> <td>0</td> <td rowspan="4">U26, U17, U7, U11, and associated circuits.</td> </tr> <tr> <td>CH A AGC FAST</td> <td>85</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>CH B AGC OFF</td> <td>19</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>CH B AGC FAST</td> <td>20</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	PARALLEL OUTPUT	PIN NO P1-( )	AGC SWITCH POSITION			IF ABNORMAL CHECK	FAST	OFF	SLOW	CH A AGC OFF	84	0	1	0	U26, U17, U7, U11, and associated circuits.	CH A AGC FAST	85	1	0	0	CH B AGC OFF	19	0	1	0	CH B AGC FAST	20	1	0	0			
PARALLEL OUTPUT	PIN NO P1-( )			AGC SWITCH POSITION				IF ABNORMAL CHECK																										
		FAST	OFF	SLOW																														
CH A AGC OFF	84	0	1	0	U26, U17, U7, U11, and associated circuits.																													
CH A AGC FAST	85	1	0	0																														
CH B AGC OFF	19	0	1	0																														
CH B AGC FAST	20	1	0	0																														
(Cont)	<p style="text-align: center;"><b>Note</b></p> <p>Bandwidth tests, steps g and h, are applicable to the receiver control only.</p> <p>g. Set control unit MODE switch to SSB/CW. h. Set control unit BANDWIDTH switch to each of its positions.</p> <p style="text-align: center;"><b>Note</b></p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p>	<p>The display associated with the BANDWIDTH switch positions lights. Refer to chart for logic levels and associated parallel output pin numbers.</p>			Measure logic levels as indicated in chart.																													

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE								NORMAL INDICATION				IF INDICATION IS ABNORMAL	
3. Data inputs, word 2 (Cont)	PARALLEL OUTPUT	PIN NO P1-( )	BANDWIDTH SWITCH POSITION								IF ABNORMAL CHECK  U27, U17, U7, U11, and associated circuits.			
			16	A	B	USB	LSB	C	D	E	IF ABNORMAL CHECK  U27, U17, U7, U11, and associated circuits.			
			FL8	100	1	0	0	0	0	0	IF ABNORMAL CHECK  U27, U17, U7, U11, and associated circuits.			
			FL3	33	0	1	0	0	0	0	IF ABNORMAL CHECK  U27, U17, U7, U11, and associated circuits.			
			FL4	98	0	0	1	0	0	0	IF ABNORMAL CHECK  U27, U17, U7, U11, and associated circuits.			
			FL1	32	0	0	0	1	0	0	IF ABNORMAL CHECK  U27, U17, U7, U11, and associated circuits.			
			FL2	97	0	0	0	0	1	0	IF ABNORMAL CHECK  U27, U17, U7, U11, and associated circuits.			
			FL5	34	0	0	0	0	0	1	IF ABNORMAL CHECK  U27, U17, U7, U11, and associated circuits.			
			FL6	35	0	0	0	0	0	0	IF ABNORMAL CHECK  U27, U17, U7, U11, and associated circuits.			
			FL7	99	0	0	0	0	0	0	IF ABNORMAL CHECK  U27, U17, U7, U11, and associated circuits.			
(Cont)	<p><b>Note</b></p> <p>Mode tests, step i, are applicable to the receiver control only.</p> <p>i. Set MODE switch (receiver control only) to each of its positions.</p>								<p>The display associated with the MODE switch position lights. Refer to chart for logic levels and associated parallel output pin numbers.</p> <p><b>Note</b></p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p>				Measure logic levels as indicated in chart.	

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION	IF INDICATION IS ABNORMAL		
3. Data inputs, word 2 (Cont)	PARALLEL OUTPUT	PIN NO P1-( )	MODE SWITCH POSITION			IF ABNORMAL CHECK	
			*SSB/CW	*AM	ISB		
	SSB EN	72	1	0	1	U25, U17, U7, U11, and associated circuits.	
	AM EN	8	0	1	0		
	FM EN	73	0	0	0		
	CW EN	9	0	0	0		
	ISB EN	74	0	0	1		
*In these positions the display and logic levels associated with the BANDWIDTH switch position are also activated.							
(Cont)	<p><b>Note</b></p> <p>Mode tests, step j, are applicable to the exciter and receiver-exciter controls only.</p> <p>j. Set MODE switch (exciter and receiver-exciter controls only) to each of its positions.</p>			<p>The display associated with the MODE switch position lights. Refer to chart for logic levels and associated parallel output pin numbers.</p> <p><b>Note</b></p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p>			

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION		IF INDICATION IS ABNORMAL			
3. Data inputs, word 2 (Cont)	PARALLEL OUTPUT	PIN NO P1-( )	MODE SWITCH POSITION					IF ABNORMAL CHECK	
			CW	LSB	USB	AM	ISB		
			SSB EN	72	1	1	0	1	
			AM EN	8	0	0	1	0	
			FM EN	73	0	0	0	0	
			CW EN	9	1	0	0	0	
			ISB EN	74	0	0	0	1	
			FL1 (USB) EN	32	0	0	1	0	
			FL2 (LSB) EN	97	0	1	0	0	
4. Data inputs, word 3 (Cont)	a. Set control unit CONT switch to TEST.								
	<b>Note</b>								
	<p>Word 3 tests can also be accomplished with control unit CONT switch in NORM and local unit CONT switch in REM. Then measure voltages at local unit parallel output card (the card being tested).</p> <p>Pa tests, steps b through e, are applicable to the exciter and receiver-exciter controls only.</p>								
	b. Set control unit PA PWR switch to OFF.			Check logic levels at the associated parallel output pin numbers as shown in chart.					
	c. Set control unit PA PWR switch to STBY.			Check logic levels at the associated parallel output pin numbers as shown in chart.					
	d. Set control unit PA PWR switch to HIGH PWR.			Check logic levels at the associated parallel output pin numbers as shown in chart.					

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION		IF INDICATION IS ABNORMAL																													
4. Data inputs, word 3 (Cont)	e. Set control unit PA PWR switch to LOW PWR.  <b>Note</b> Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.	Check logic levels at the associated parallel output pin numbers as shown in chart.																															
	<table border="1"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-( )</th> <th colspan="4">PA PWR SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>OFF</th> <th>STBY</th> <th>HIGH PWR</th> <th>LOW PWR</th> </tr> </thead> <tbody> <tr> <td>PA LV EN</td> <td>79</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td rowspan="3">U19, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>PA HV EN</td> <td>14</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>LO PWR EN</td> <td>78</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	PARALLEL OUTPUT	PIN NO P1-( )	PA PWR SWITCH POSITION				IF ABNORMAL CHECK	OFF	STBY	HIGH PWR	LOW PWR	PA LV EN	79	0	1	1	1	U19, U5, U7, U11, and associated circuits.	PA HV EN	14	0	0	1	1	LO PWR EN	78	0	0	0	1		
PARALLEL OUTPUT	PIN NO P1-( )			PA PWR SWITCH POSITION					IF ABNORMAL CHECK																								
		OFF	STBY	HIGH PWR	LOW PWR																												
PA LV EN	79	0	1	1	1	U19, U5, U7, U11, and associated circuits.																											
PA HV EN	14	0	0	1	1																												
LO PWR EN	78	0	0	0	1																												
(Cont)	<p><b>Note</b></p> <p>Pilot carrier tests, steps f and g, are applicable to the exciter and receiver-exciter controls only.</p> <p>f. Set control unit P CAR switch to OFF.</p> <p>g. Set control unit P CAR switch to ON.</p> <p><b>Note</b></p> <p>Dvbfo tests, steps h through k, are applicable only to the receiver and receiver-exciter controls with a dvbfo option installed.</p> <p>h. Set the control unit MODE switch to SSB/CW or CW and BFO switch to VAR.</p>	<p>Logic level 0 at P1-82 (NMT 0.5 V dc).</p> <p>Logic level 1 at P1-82 (NLT +3.0 V dc).</p>		<p>Check U19, U5, U7, U11, and associated circuits.</p>																													

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
4. Data inputs, word 3 (Cont)	i. Set digital VBFO controls for +9990 Hz.  j. Set digital VBFO controls for -6660 Hz.  k. Set digital VBFO controls for +1000 Hz.	VBFO frequency display reads +9990. Refer to chart for logic levels and associated parallel output pin numbers.  VBFO frequency display reads -6660. Refer to chart for logic levels and associated parallel output pin numbers.  VBFO frequency display reads +1000. Refer to chart for logic levels and associated parallel output pin numbers.	Measure logic levels as indicated in chart.  Measure logic levels as indicated in chart.  Measure logic levels as indicated in chart.

**Note**

Logic 1 = NLT +3.0 V dc.  
 Logic 0 = NMT 0.5 V dc.

BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO	LOGIC LEVELS			IF ABNORMAL CHECK
		+9990	-6660	+1000	
(Cont)	P1-( )				
	DVBFO 1 kHz { (8) 48	1	0	0	U29, U5, U7, U11, and associated circuits.
	(4) 113	0	1	0	
	(2) 47	0	1	0	
	(1) 112	1	0	1	
	DVBFO 100 Hz { (8) 46	1	0	0	U21, U5, U7, U11, and associated circuits.
	(4) 111	0	1	0	
	(2) 110	0	1	0	
	(1) 44	1	0	0	
	DVBFO 10 Hz { (8) 109	1	0	0	
	(4) 43	0	1	0	
	(2) 108	0	1	0	
	(1) 42	1	0	0	
	DVBFO SIGN	107	1	0	1

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
4. Data inputs, word 3 (Cont)	<p><b>Note</b></p> <p>Analog vbfo tests, steps 1 and m, are applicable only to the receiver and receiver-exciter controls with an analog vbfo option installed.</p> <p>1. Set the control unit MODE switch to SSB/CW or CW and BFO switch to VAR.</p> <p>m. Rotate the BFO control through its complete range.</p>	<p>Check logic levels at the associated parallel output pin numbers as shown in chart.</p>	

BCD OUTPUT SIGNAL	LOGIC LEVELS				LOGIC DISPLAY	IF ABNORMAL CHECK
	PARALLEL OUTPUT PIN NO P1-( )					
	48	113	47	112		
- (Full ccw)	1	1	1	1		U29, U5, U7, U11, and associated circuits.
	2	1	1	0		
	3	1	1	0		
	4	1	1	0		
	5	1	0	1		
	6	1	0	1		
	7	1	0	0		
	8	1	0	0		
Rotated from - cw toward +	9	0	1	1		
	10	0	1	0		
	11	0	1	0		
	12	0	1	0		
	13	0	0	1		
	14	0	0	1		
	15	0	0	0		
+ (Full cw)	16	0	0	0		

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. Data inputs, word 4	<p>a. Set control unit CONT switch to NORM.</p> <p>b. Set local unit CONT switch to LCL.</p> <p style="text-align: center;"><b>Note</b></p> <p>System key test, steps c and d, is applicable only to exciter and receiver-exciter controls.</p> <p>c. Set local unit KEY switch to LOCK.</p> <p>d. Set local unit KEY switch to NORM.</p> <p>e. Set local unit PWR switch off and back on.</p> <p>f. Change any frequency control on local unit front panel.</p> <p style="text-align: center;"><b>Note</b></p> <p>Receive overload test, steps g and h, is applicable only to receiver and receiver-exciter controls.</p> <p>g. Connect +5 V dc to local unit J16-27.</p> <p>h. Remove +5 V dc from local unit J16-27.</p> <p style="text-align: center;"><b>Note</b></p> <p>Coupler fault test, steps i and j, is applicable only to exciter and receiver-exciter controls.</p>	<p>Control unit KEY display lights. Logic level 1 at P1-68 (NLT +3.0 V dc).</p> <p>Control unit KEY display goes out. Logic level 0 at P1-68 (NMT 0.5 V dc).</p> <p>Control unit EXCTR FAULT, RCV FAULT, or R/E FAULT lights. Logic level 1 at P1-12 (NLT +3.0 V dc).</p> <p>Control unit EXCTR FAULT, RCV FAULT, or R/E FAULT goes out. Logic level 0 at P1-12 (NMT 0.5 V dc).</p> <p>Control unit RCV OVERLOAD lights. Logic level 1 at P1-67 (NLT +3.0 V dc)</p> <p>Control unit RCV OVERLOAD goes out. Logic level 0 at P1-67 (NMT 0.5 V dc).</p>	<p>Check U15, U17, U7, U11, and associated circuits.</p> <p>Check U16, U12, U8, U17, U7, U11, and associated circuits.</p> <p>Check U16, U17, U7, U11, and associated circuits.</p> <p>Same as step g.</p>

(Cont)

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. Data inputs, word 4 (Cont)	<p>i. Connect +5 V dc to local unit J15-1.</p> <p>j. Remove +5 V dc from local unit J15-1.</p> <p style="text-align: center;"><b>Note</b></p> <p>Rf out test, steps k and l, is applicable only to exciter and receiver-exciter controls.</p> <p>k. Connect ground signal to local unit J15-5.</p> <p>l. Remove ground signal from local unit J15-5.</p> <p style="text-align: center;"><b>Note</b></p> <p>Pa fault test, steps m and n, is applicable only to exciter and receiver-exciter controls.</p> <p>m. Connect +5 V dc to local unit J15-3.</p> <p>n. Remove +5 V dc from local unit J15-3.</p> <p style="text-align: center;"><b>Note</b></p> <p>Pa ready test, steps o and p, is applicable only to exciter and receiver-exciter controls.</p> <p>o. Connect ground signal to local unit J15-21.</p>	<p>Control unit COUPLER FAULT lights. Logic level 1 at P1-13 (NLT +3.0 V dc).</p> <p>Control unit COUPLER FAULT lights. Logic level 0 at P1-13 (NMT 0.5 V dc).</p> <p>Control unit RF OUT lights. Logic level 1 at P1-5 (NLT +3.0 V dc).</p> <p>Control unit RF OUT goes out. Logic level 0 at P1-5 (NMT 0.5 V dc).</p> <p>Control unit PA FAULT lights. Logic level 1 at P1-77 (NLT +3.0 V dc).</p> <p>Control unit PA FAULT goes out. Logic level 0 at P1-77 (NMT 0.5 V dc).</p> <p>Control unit PA READY lights. Logic level 0 at P1-69 (NMT 0.5 V dc).</p>	Same as step g.

(Cont)

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. Data Inputs, word 4 (Cont)	<p>p. Remove ground signal from local unit J15-21.</p> <p>q. Press and hold local unit CONT switch to MON.</p> <p>r. Set local unit CONT switch to REM.</p> <p>s. Set local unit CONT switch to LCL.</p> <p>t. Set local unit CONT switch to REM.</p> <p>u. Set local unit CONT switch to LCL.</p> <p>v. Apply a ground to local unit A13U51A-6.</p> <p>w. Apply a ground to local unit A13U51A-3.</p> <p>x. Remove ground from local unit A13U51A-3.</p> <p>y. Apply ground to local unit A13U16A-1, 2, 8.</p> <p>z. Remove ground from local unit A13U16A-1, 2, 8.</p> <p>aa. Remove ground from local unit A13U51A-6.</p> <p>ab. Apply ground to local unit A13U42A-3.</p>	<p>Control unit PA READY goes out. Logic level 0 at P1-69 (NMT 0.5 V dc).</p> <p>Logic level 1 at P1-30 (NLT +3.0 V dc).</p> <p>Logic level 0 at P1-30 (NMT 0.5 V dc).</p> <p>Logic level 1 at P1-95 (NLT +3.0 V dc).</p> <p>Control unit BUSY indicator lights. Logic level 1 at P1-7 (NLT +3.0 V dc).</p> <p>After short delay logic level 0 at P1-95 (NMT 0.5 V dc).</p> <p>After short delay control unit BUSY indicator goes out. Logic level 0 at P1-7 (NMT 0.5 V dc).</p> <p>Logic level 1 at P1-29 (NLT +3.0 V dc).</p> <p>Logic level 0 at P1-29 (NMT 0.5 V dc).</p>	<p>Same as step g.</p> <p>Check U24, U17, U7, U11, and associated circuits.</p> <p>Check U28, U20, U12, U4, U24, U17, U7, U11, and associated circuits.</p> <p>Same as step s.</p> <p>Same as step q.</p>

(Cont)

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. Data inputs, word 4 (Cont)	<p>ac. Remove ground from local unit A13U42A-3.</p> <p style="text-align: center;"><b>Note</b></p> <p>Preselector fault tests, steps ad and ae, are applicable to receiver and receiver-exciter controls only.</p> <p>ad. Apply +5 V dc to local unit J16-8.</p> <p>ae. Remove +5 V dc from local unit J16-8.</p>	<p>Control unit PRESEL FAULT lights. Logic level 1 at P1-28 (NLT +3.0 V dc).</p> <p>Control unit PRESEL FAULT goes out. Logic level 0 at P1-28 (NMT 0.5 V dc).</p>	Same as step q.

#### 4. REPAIR

Repair of the parallel output card is accomplished using standard maintenance and planar card repair procedures. Refer to the maintenance section of this instruction book for planar card repair procedures.

#### 5. PARTS LIST/DIAGRAMS

This paragraph assists in identification, requisition, and issuance of parts and in maintenance of the equipment. A parts location illustration, schematic diagram, parts list tabulation, and modification history are included in the schematic diagram, figure 7. The parts location illustration is a design engineering drawing that shows exact component placement on the circuit cards.


Use the reference designator indicated on schematic and parts location diagram to locate parts in the parts

list tabulation. The Collins part number and description are listed for each reference designator.

Modifications are identified by an alphanumeric identifier assigned to each design change. These identifiers are referenced in the DESCRIPTION column of the parts list in parentheses and on the schematic diagram inside an arrow that points to the change. Each change relates to the revision identifier (REV) stamped on the circuit card/subassembly and is listed in the EFFECTIVITY column of the modification history.

Listed below are the circuit cards/subassemblies with the latest effectivity covered by these instructions.

CIRCUIT CARD/ SUBASSEMBLY	COLLINS PART NUMBER	LATEST EFFECTIVITY
Parallel output	635-0752-001	REV J
Parallel output	635-0752-002	REV K



Parallel Output, Schematic Diagram  
Figure 7 (Sheet 1 of 8)

**PARTS LIST**

REF DES	DESCRIPTION	COLLINS PART NO	USABLE ON CODE	REF DES	DESCRIPTION	COLLINS PART NO	USABLE ON CODE
PARALLEL OUTPUT 635-0752-001 635-0752-002							
C1-CR10 CR11-CR13	SEMICOND DEVICE, 1N4454 SEMICOND DEVICE, 1N4454	353-3644-010 353-3644-010	A B	U12 U13-U16	INTEGRATED CKT, MC14070BCP INTEGRATED CKT, CD4094BE	351-8407-010 351-8346-010	351-8159-110 351-8346-010
C1 C2	CAPACITOR, FWD, CER DIEL, 1000pF, 10%, 200V CAPACITOR, FWD, CER DIEL, 0.1μF, 20%, 35V	913-4018-000 184-9102-330	B	U17 U18, U19 U20 U21-U27	INTEGRATED CKT, FA013BPC INTEGRATED CKT, CD4094BE	351-8159-110 351-8346-010	351-8159-110 351-8346-010
C3	CAPACITOR, FWD, MICA DIEL, 100pF, 5%, 50V	912-3879-000	B	U28, U30	INTEGRATED CKT, MC14081BCP	351-8287-030	351-8346-010
C4	CAPACITOR, FWD, PESTC DIEL, 1μF, 20%, 35V	184-9102-130					
C5-C7	CAPACITOR, FWD, CER DIEL, 0.1μF, 20%, 50V	913-3279-200					
C8, C9 C10-C14	CAPACITOR, FWD, ELCTLT, 0.47μF, 20%, 35V CAPACITOR, FWD, ELCTLT, 1μF, 20%, 35V	184-9102-350	A	VR1	SEMICOND DEVICE, 1N751A (A4)	353-2712-000 353-2710-000	353-2712-000 353-2710-000
C15	CAPACITOR, FWD, CER DIEL, 0.1μF, 20%, 35V	933-1081-200					
C16	CAPACITOR, FWD, CER DIEL, 1μF, 20%, 50V	184-9102-350	A	VR1	SEMICOND DEVICE, 1N751A	353-2710-000	353-2710-000
C17	CAPACITOR, FWD, CER DIEL, 0.1μF, 20%, 35V (A4)	913-3279-200	B	V1	SEMICOND DEVICE, 1N751A	353-2710-000	353-2710-000
C18	CAPACITOR, FWD, CER DIEL, 0.1μF, 20%	184-9102-350	A	V1	INTEGRATED CKT, MC14081BCP	351-8346-010	351-8346-010
C19	CAPACITOR, FWD, ELCTLT, 1μF, 20%, 35V COIL, RF, 100ΩH	913-3279-200	B	V1	SEMICOND DEVICE, 1N751A (A4)	353-2712-000 353-2710-000	353-2712-000 353-2710-000
R1-R3	RESISTOR, FWD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000					
R4	RESISTOR, FWD, CMPSN, 1.5kΩ, 10%, 1/4W	745-0755-000					
R5	RESISTOR, FWD, FILM, 10.2kΩ, 1%, 1/8W	705-3805-480					
R6	RESISTOR, FWD, FILM, 11kΩ, 1%, 1/8W	705-1046-000					
R7	RESISTOR, FWD, FILM, 11.8kΩ, 1%, 1/8W	705-3805-510					
R8	RESISTOR, FWD, FILM, 13kΩ, 1%, 1/8W	705-3805-530					
R9	RESISTOR, FWD, FILM, 14kΩ, 1%, 1/8W	705-1051-000					
R10	RESISTOR, FWD, FILM, 15.4kΩ, 1%, 1/8W	705-1053-000					
R11	RESISTOR, FWD, FILM, 11kΩ, 1%, 1/8W	705-3805-580					
R12	RESISTOR, FWD, FILM, 17.4kΩ, 1%, 1/8W	705-1058-000					
R13	RESISTOR, FWD, FILM, 18.2kΩ, 1%, 1/8W	705-3805-610					
R14	RESISTOR, FWD, FILM, 22.1kΩ, 1%, 1/8W	705-3805-640					
R15	RESISTOR, FWD, FILM, 30.8kΩ, 1%, 1/8W	705-3805-700					
R16	RESISTOR, VAR, 10kΩ, 10%, 1/8W	705-1072-000					
R17	RESISTOR, FWD, FILM, 38.3kΩ, 1%, 1/8W	705-1078-000					
R18	RESISTOR, FWD, FILM, 51.1kΩ, 1%, 1/8W	705-3805-800					
R19	RESISTOR, FWD, FILM, 154kΩ, 1%, 1/8W	705-1101-000					
R20	RESISTOR, FWD, FILM, 308kΩ, 1%, 1/8W	705-3801-230					
R21, R22	RESISTOR, VAR, 10kΩ, 10%, 1/8W	705-1044-000					
R23	RESISTOR, FWD, FILM, 1kΩ, 1%, 1/8W	382-0012-290					
R24	RESISTOR, FWD, FILM, 1kΩ, 1%, 1/8W	705-0986-000					
R25, R26	RESISTOR, FWD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000					
R27	RESISTOR, FWD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000	A				
R27	RESISTOR, FWD, CMPSN, 0.10MΩ, 10%, 1/4W	745-0821-000	B				
R28-R35	RESISTOR, FWD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000					
R36	RESISTOR, FWD, CMPSN, 0.33MΩ, 10%, 1/4W	745-0839-000					
R36	RESISTOR, FWD, CMPSN, 0.68MΩ, 10%, 1/4W (A2)	745-0815-000	A				
R36	RESISTOR, FWD, CMPSN, 0.68MΩ, 10%, 1/4W (A3)	745-0851-000	A				
R36	RESISTOR, FWD, CMPSN, 0.68MΩ, 10%, 1/4W	745-0851-000	B				
R37	RESISTOR, FWD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000	B				
R38	RESISTOR, FWD, CMPSN, 1MΩ, 10%, 1/4W	745-0851-000	B				
TP1	JACK, TIP, BRN	360-0484-070					
TP2	JACK, TIP, RED	360-0484-020					
TP3	JACK, TIP, ORN	360-0484-050					
TP4	JACK, TIP, YEL	360-0484-080					
TP5	JACK, TIP, GRN	360-0484-040					
TP6	JACK, TIP, BLU	360-0484-080					
TP7	JACK, TIP, VIO	360-0484-090					
TP8	JACK, TIP, GRA	360-0484-100					
TP9	JACK, TIP, WHT	360-0484-010					
U1	INTEGRATED CKT, MC1458P1	351-1071-070					
U2	MOS, ANLG MXR, F4051PC	351-8227-010					
U3	INTEGRATED CKT, MC1528BCP	351-8221-020					
U4	INTEGRATED CKT, MC14011CP	351-8159-040					
U5	INTEGRATED CKT, FA013BPC	351-8159-110					
U6	INTEGRATED CKT, CD4094BE	351-8346-010					
U7	MOS, ANLG MXR, F4051PC	351-8227-010					
U8	MICROCIRCUIT, CO4047AE	351-8200-020					
U9	INTEGRATED CKT, MC14071BCP	351-8287-010					
U10	MOS, ANLG MXR, F4051PC	351-8227-010					
U11	INTEGRATED CKT, F4049BPC	351-8159-210					

**MODIFICATION HISTORY**


REVISION IDENT	DESCRIPTION OF REVISION AND REASON FOR CHANGE	EFFECTIVITY
A1	Added C18, 0.1μF	REV C and above.
A2	Changed R36 from 330 kΩ to 68 kΩ.	REV D and above.
A3	Changed R36 from 68 kΩ to 880 kΩ.	REV F and above.
A4	Removed C17, 1μF, electrolytic from junction of R36 and U1B-11 (+) to ground (-). Changed VR1 from 1N751A (5.6 V) to 1N751A (5.1 V).	REV J and above.


The preceding modification history effectiveness applies only to the 635-0752-001. Preceding modifications are included in all 635-0752-002 cards.

**PARTS LIST (Cont)**

POWER AND GROUND CONNECTIONS		POWER (V DC)
U NO	TYPE	+5 GND
U1	MCI458PI	
U2, U7, U10	F4051PC	16 8.7
U3	MC4528BCP	16 8
U4	MC4011CP	14 7
U5, U17, U20	F4013BPC	14 7
U6, U13-U16, U18, U19, U21, U27-U29, U30	CD4094BE	16 8
U8	CD4047AE	14 7
U9	MC4071BCP	14 7
U11	F4049BPC	1 8
U12	MC40708BP	14 7
U18	MC4081BCP	14 7


NOTES:  
① THESE FUNCTIONS ARE ONLY APPLICABLE TO REMOTE CONTROL UNITS.  
② FUNCTIONS IN PARENTHESES ARE APPLICABLE TO REMOTE CONTROL UNITS. (REVR, EXCTR, RCVR-EXCTR) FOR A REMOTE UNIT, CHARACTER NO. LABELS SHOULD BE CHANGED FROM 5 TO 2.  
③ THESE FUNCTIONS ARE NOT APPLICABLE TO REMOTE UNITS.  
④ UNLESS OTHERWISE SPECIFIED, RESISTANCE VALUES ARE IN OHMS, CAPACITANCE VALUES ARE IN MICROFARADS, AND DIODES ARE TYPE 1N4554.  
⑤ PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATION, PREFIX X WITH UNIT AND/OR ASSEMBLY DESIGNATION.






Parallel Output (635-0752-001), Schematic Diagram  
Figure 7 (Sheet 4)


637-2366 SH 2




- POWER AND GROUND CONNECTIONS**
- | U NO                          | TYPE       | POWER (V DC) |
|-------------------------------|------------|--------------|
| U1                            | MC1458P1   | +5           |
| U2, U7, U10                   | F4051PC    | 16           |
| U3                            | MC1458BPC  | 16           |
| U4                            | MC1401CP   | 14           |
| U5, U17, U20                  | F4013BPC   | 14           |
| U6, U13-U16,<br>U12, U19, U20 | CD4094BE   | 16           |
| U8                            | CD4047AE   | 14           |
| U9                            | MC1407IBCP | 14           |
| U11                           | F4098BC    | 1            |
| U12                           | MC1407OBCP | 14           |
| U18                           | MC1408IBCP | 14           |
- NOTES:**
- (1) THESE FUNCTIONS ARE APPLICABLE ONLY TO RCVR CONTROL.
  - (2) FUNCTIONS IN PARENTHESES ARE APPLICABLE ONLY TO RCVR, EXCTR, AND RCVR-EXCTR CONTROL.
  - (3) THESE FUNCTIONS ARE APPLICABLE ONLY TO RCVR, EXCTR, AND RCVR-EXCTR FOR A EXCTR, CHARACTER NO. AND RCVR-EXCTR FOR A EXCTR, CHARACTER NO. LABELS SHOULD BE CHANGED FROM 5 TO 2.
  - (4) THESE FUNCTIONS ARE APPLICABLE ONLY TO RCVR, EXCTR, AND RCVR-EXCTR.
  - (5) UNLESS OTHERWISE SPECIFIED, RESISTANCE VALUES ARE IN OHMS. CAPACITANCE VALUES ARE IN FARADS AND DIODES ARE TYPE IN4A34.
  - (6) PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATION, PREFIX WITH UNIT AND/OR ASSEMBLY DESIGNATION.
  - (7) FUNCTIONS IN BRACKETS ( ) ARE APPLICABLE ONLY TO 8515(-) RCVR.
  - (8) NONSTANDARD ABBREVIATIONS  
CH=CHANNEL  
EN=ENABLE

U NO	TYPE	POWER (V DC)
U1	MC1458P1	+5
U2, U7, U10	F4051PC	16
U3	MC1458BPC	16
U4	MC1401CP	14
U5, U17, U20	F4013BPC	14
U6, U13-U16, U12, U19, U20	CD4094BE	16
U8	CD4047AE	14
U9	MC1407IBCP	14
U11	F4098BC	1
U12	MC1407OBCP	14
U18	MC1408IBCP	14







Parallel Output (635-0752-002), Schematic Diagram  
Figure 7 (Sheet 8)